Previous Article |
Table of Contents
| Next Article
Edited by George M. Whitesides, Harvard University, Newton, MA,
and approved March 6, 2001 (received for review December 12, 2000)
Electronic systems that use rugged lightweight plastics
potentially offer attractive characteristics (low-cost processing, mechanical flexibility, large area coverage, etc.) that are not easily
achieved with established silicon technologies. This paper summarizes
work that demonstrates many of these characteristics in a realistic
system: organic active matrix backplane circuits (256 transistors) for
large ( The backplane circuit
consists of a square array of 256 suitably interconnected p-channel
transistors. Fig. 1 shows the circuit layout. Fig. 2 presents a cross-sectional
illustration of a transistor and a top view of a unit cell. The
completed display (total thickness
From the Cover
Applied Physical Sciences
Paper-like electronic displays: Large-area rubber-stamped
plastic sheets of electronics and microencapsulated electrophoretic
inks
,
,
,
,
,
,
,
,
,
, and
Bell Laboratories, Lucent Technologies, 600 Mountain
Avenue, Murray Hill, NJ 07974; and
E Ink Corporation,
733 Concord Avenue, Cambridge, MA 02138
![]()
Abstract
Top
Abstract
Introduction
Materials and Methods
Results
Discussion
References
5 × 5-inch) mechanically flexible sheets of electronic
paper, an emerging type of display. The success of this effort relies
on new or improved processing techniques and materials for plastic
electronics, including methods for (i) rubber stamping
(microcontact printing) high-resolution (
1 µm) circuits with low
levels of defects and good registration over large areas,
(ii) achieving low leakage with thin dielectrics deposited onto surfaces with relief, (iii) constructing
high-performance organic transistors with bottom contact geometries,
(iv) encapsulating these transistors, (v)
depositing, in a repeatable way, organic semiconductors with uniform
electrical characteristics over large areas, and (vi)
low-temperature (
100°C) annealing to increase the on/off ratios
of the transistors and to improve the uniformity of their
characteristics. The sophistication and flexibility of the patterning
procedures, high level of integration on plastic substrates, large area
coverage, and good performance of the transistors are all important
features of this work. We successfully integrate these circuits with
microencapsulated electrophoretic "inks" to form sheets of
electronic paper.
![]()
Introduction
Top
Abstract
Introduction
Materials and Methods
Results
Discussion
References
1 mm) comprises a transparent
frontplane electrode of indium tin oxide (ITO) and a thin unpatterned
layer of flexible electronic "ink" mounted against a sheet that
supports square pixel electrode pads and pinouts; these pixel pads
attach, via a conductive adhesive, to the back planes. Each transistor
functions as a switch that locally controls the color of the ink, which
consists of a layer of polymeric microcapsules filled with a suspension
of charged pigments in a colored fluid (1, 2). In each of the four quadrants of the display, transistors in a given column have connected gates, and those in a given row have connected source electrodes. Applying a voltage to a column (gate) and a row (source) electrode turns on the transistor located at the cell where these electrodes intersect. Activating the transistor generates an electric field between the frontplane ITO and the corresponding pixel electrode. This
field causes movement of a pigment within the microcapsules, which
changes the color of the pixel, as observed through the ITO: when the
pigments flow to the ITO side of the capsules, the color of the pigment
(white in this case) determines the color of the pixel; when they flow
to the back, the pixel assumes the color of the dyed fluid (black in
this case). Coordinated control of the transistors is achieved with
external circuitry connected to the frontplane and to pinouts that lead
to the column and row electrodes.

View larger version (57K):
[in a new window]
Fig. 1.
(A) Layout of gate (green) and source/drain
(yellow) levels of an active matrix backplane circuit for a sheet of
electronic paper with 256 pixels. (B) Layout of pixel
electrodes and pinout connections. The electrodes in B
are bonded to a sheet that connects to the electronic ink on one side
and to the backplane circuit on the other.

View larger version (71K):
[in a new window]
Fig. 2.
Schematic illustration of the cross section of a display
transistor and layout of a unit cell (blue, semiconductor; yellow, gold
source/drain level; gray, dielectric; green, gate level; black,
substrate). Each transistor controls the switching of electronic ink
that lies above a pixel electrode that is electrically connected to the
drain side of the transistor. The rectangle of gold on the right is
generated by a raised support feature on the stamp that prevents
mechanical sagging in the recessed regions during printing.
A transistor can switch a pixel (0.8 × 0.8 cm, resistance
75 M
) if it provides at least
1 µA of "on" current
when the gate voltage (Vg) is
50 V and the source/drain voltage
(Vsd) is
50 V. To avoid unwanted switching, the transistors must not
produce more than
30 nA of "off" current when Vg = 0 V
and Vsd =
50 V, or more than
30 nA of "leakage" current
when Vg =
50 V and Vsd = 0 V. The driving scheme demands
that the total capacitance associated with each pixel is sufficiently
small to allow for millisecond switching times. (Although the refresh
time of the entire display is
1 s, the pixels are switched in an
approach that requires the transistors to operate at 250 Hz.) This
requirement places limits on the area of overlap of the transistor
channels and conductors on the source/drain level with the gate
level. For the materials choices described in the following sections, channel widths (W) and lengths (L) that satisfy W/L
10 produce devices with comfortably more on and less off current than required. With 10-µm wires and L<
20 µm, the overlap capacitance can be small enough for millisecond switching times.
| |
Materials and Methods |
|---|
|
|
|---|
Substrate, Gate, and Dielectric Levels.
Plastic substrates are critical components of electronic paper,
because they enable the devices to be lightweight, mechanically flexible, and rugged. For the work described here, we used
poly(ethylene terephthalate) (Mylar, 0.1 mm thick) for the substrate
and ITO (
100 nm thick) for the gate level (ITO-coated sheets of
Mylar are commercially available from Southwall Technologies, Palo
Alto, CA). Patterning a layer of etch resist on these substrates,
followed by etching with concentrated hydrochloric acid (
30 s),
defines the features in the gate level. We demonstrated microcontact
printing (µCP) (described below), conventional photolithography, and
shadow masking to pattern these resists. Backplane circuits with gates formed by using each of these three methods showed identical performance.
0.8-1.0 µm) thick enough for low leakage but
thin enough to enable sufficient on current. Their capacitance was
between 2 and 10 nF/cm2. In some cases, we also
used a thin (
100 nm) layer of SiNx deposited at low temperatures (
130°C) onto the ITO before casting the
spin-on glass to increase the yield of devices with required on/off
ratios and low leakage. (This material and the conditions for its
deposition will be described elsewhere.)
Microcontact Printing and the Source/Drain Level.
The source/drain level typically demands features that are
considerably smaller than those used for either the gate or the semiconductor. Even with the relatively large pixels in the display described here, the resolution (10-50 µm) required for the source and drain electrodes significantly exceeds the capabilities of current
forms of (unassisted) ink jet printing (3, 4), screen printing (5, 6),
and shadow masking (all of which have resolution
100-200 µm).
Photolithography is not well suited for this application, partly
because the photoresist and its processing are chemically incompatible
with the spin-on glass dielectric. Photolithography also has other
disadvantages: it is a relatively high-cost procedure that is
challenging to use with large mechanically flexible plastic substrates.
|
20 µm) of resist patterned by
using a direct-write photolithographic system. To minimize the effects
of thermal expansion, we cured the PDMS at room temperature. Stamps
fabricated in this way shrink by only
0.25% (±0.05%), which is
six times less than those cured in the usual way by heating at 65°C.
For the 5 × 5-inch area of the display, even 0.25% shrinkage leads to
registration errors that can be as large as
300 µm. The shrinkage,
however, is uniform and isotropic to within <50 µm across the stamp,
and it does not vary considerably from stamp to stamp. We therefore
simply designed the gate and semiconductor levels to account for this
0.25% dimensional change.
The spin-on glass/patterned ITO/Mylar substrates were
prepared for µCP by depositing a thin layer of Ti (1.5 nm) as an
adhesion promoter, followed by a film of Au (20 nm), by using an
electron beam evaporator. Fig. 4 shows
the approach that we used for large-area µCP. We first placed the
stamp, printing side up, on a surface that allowed any residual elastic
strains to relax (e.g., a thin layer of oil on a glass plate). Just
before inking and printing, we cleaned the stamp by using a
conventional roller lint remover. This simple procedure was extremely
effective for quickly removing dust from the stamp without
contaminating or damaging its surface. We then applied, with a pipette,
a thin layer of a 2-3 mM solution of hexadecanethiol in ethanol over
the entire surface of the stamp. After allowing this ink to remain on
the stamp for a few seconds, we dried its surface with a stream of
nitrogen. Matching crosshair alignment marks on the corners of one edge
of the stamp with those patterned in the ITO brings the substrate into
registration with the stamp. During this alignment, features on the
stamp were viewed directly through the semitransparent substrate. By
bending the Mylar sheet, we initiated contact with the stamp on the
edge of the substrate that contained the crosshair marks. We then
proceeded gradually to unbend the Mylar to allow contact to progress
across the rest of the surface. This procedure for printing is
attractive, because it avoids distortions that can arise from
mechanical manipulation of the flexible rubber stamp during printing;
it also minimizes the number and size of trapped air pockets. The few
small bubbles that occasionally formed vanished in less than
30 s,
as air diffused through the gas-permeable PDMS stamp. We typically
allowed the substrate to remain in contact with the stamp for between
10 and 60 s.
|
12 min. We
observed good pattern definition after etching for as little as 8 min
(i.e., 8 min was sufficient to etch completely the unprinted regions of
the 20-nm film of Au) or for as long as 18 min (i.e., there was no
noticeable failure of the SAM resists during 18 min of etching). After
etching, the samples were rinsed thoroughly with deionized water and
were then immersed in a 1% solution of HF in water for
25 s to
remove the exposed Ti. After another rinse with deionized water, the
substrates were baked on a hot plate at 150°C for 2 h to remove
the SAM. We visually inspected the printed patterns and, if necessary,
repaired defects (typically fewer than 10 per circuit) by hand.
Depositing, Annealing, and Encapsulating the Semiconductor.
Depositing a semiconductor on top of the printed substrates
yields a functional backplane circuit. We explored a range of organic
materials for this purpose, including solution-cast regioregular poly(3-hexylthiophene) (p-type) (23) and evaporated films of pentacene
(p-type) (24),
-sexithiophene (p-type) (25), dihexyl pentathiophene
(p-type) (26), copper phthalocyanine (p-type) (27), and copper
hexadecafluorophthalocyanine (n-type) (28). Experiments with these
materials and a variety of device geometries and fabrication approaches
showed that (i) for similar geometries, devices patterned
with µCP have characteristics comparable to those of devices
fabricated with a shadow mask, (ii) bottom contact devices
have higher off currents and larger variations in their properties
(both across a given substrate and with time in a given device) than
top contact devices, and (iii) pentacene and certain other
semiconductors can consistently yield stable bottom contact devices
with high (>1,000) on/off ratios at voltages compatible with
spin-cast dielectrics. In both bottom and top contact geometries, the
mobilities derived from examining the characteristics of the printed
transistors were comparable to those observed previously with
SiO2 dielectrics and doped Si gates: in
cm2/V s, they were approximately 0.002 for CuPc
and F16CuPc, 0.01 for PHT, 0.04 for DH-
-5T,
0.005 for
-6T, and 0.1 for pentacene.
6 h in a nitrogen environment) after
depositing the semiconductor enabled good uniform characteristics over
the entire surfaces of the substrates. The primary effect of the
annealing is to reduce the off currents (in some cases by more than 100 times); it also reduces transistor-to-transistor variations in the on
currents. Annealed bottom contact devices had performance often as good
as that of top contact transistors. To pattern the semiconductor, we
used a metal shadow mask held against the substrates during deposition.
This procedure restricted the coverage of the semiconductor to square
regions centered at the transistor channels and away from the edges in
the gate pattern. Finally, in some cases, we encapsulated the
transistors with a thin (
300 nm) layer of low-temperature
SiNx. This procedure not only reduced the
sensitivity of the transistors to the environment (e.g., encapsulated
transistors functioned well, even when submerged in water and various
organic solvents) but also reduced the off currents in annealed
p-channel devices.
| |
Results |
|---|
|
|
|---|
Registration and Defect Density.
We carefully inspected several typical printed panels to quantify
the registration with the gate level and to determine the density of
defects. Fig. 5 illustrates the typical
range of registration errors, as determined by examining the printed
features with an optical microscope. The measurements define variations
in the lateral distance between the center of each transistor channel and the midpoint between the edges of the gate pad that lie parallel to
the channel width. The results show that (i) the overall
alignment accuracy for positioning the stamp relative to the substrate
(i.e., the offset of the center of the distribution of registration
errors) is
50-100 µm, even with the relatively simple approach
used here, and (ii) the (cumulative) distortions in the
positions of features in the source/drain level, when referenced to
the gate level, can be as small as
50 µm (i.e., the full width at
half maximum of the distribution of registration errors). These results
are remarkable, because they illustrate that small distortions can be
achieved easily over large printed areas simply by avoiding direct
mechanical manipulation of the stamp. It is likely that the relatively
large distortions that have been observed in the past with µCP (29)
were dominated by elastic strains induced by handling the stamps during
printing. The printing approach illustrated in Fig. 4 is different from
the usual method because it relies on contact established by bending a
thin substrate that has a low flexural rigidity (which decreases like
the cube of the thickness) but a relatively high in-plane Young's
modulus (independent of thickness) rather than by bending the stamp,
which has both low flexural rigidity and low in-plane Young's modulus. In fact, with this procedure, the stamp does not need to be flexible at
all; it could, for example, consist of a thin layer of PDMS bonded to a
rigid low thermal expansion glass support to reduce further the
distortions and the shrinkage (29).
|
Characteristics of the Circuits and the Displays.
Fig. 6 shows an image of a full
printed circuit; the Inset displays a micrograph of a
transistor. To examine the performance and uniformity of the devices,
we probed selected transistors by establishing gate and source contacts
at the edges of the circuits and drain contacts at the corresponding
unit cell. Fig. 7 shows, as an example,
current-voltage characteristics in four randomly selected transistors.
Fig. 8 presents on and off currents
measured in 64 transistors. Although there is some variation in these
properties, they all easily meet the electrical requirements for the
display. Variations in the on currents have only slight effects on the switching times of the pixels. The display is monochrome (i.e., no gray
scale) and the color of the pixels saturates at currents close to the
1 µA specification. Because the response of the pixels is
nonlinear in the applied fields, off currents that fall below the
specification have no effect on the display. Fig.
9 shows a completed sheet of electronic
paper (total thickness
1 mm and contrast ratio >10:1, significantly
better than that of newsprint) displaying images that demonstrate that
all of the pixels are functioning well. Fig.
10 presents images of a display in
operation while being flexed; the bending does not affect its performance. These displays operate on small battery packs that have
lifetimes of several months of continuous use.
|
|
|
|
|
| |
Discussion |
|---|
|
|
|---|
The work described in this paper demonstrates, that it is possible to print high-quality large-area plastic electronic systems on low-cost mechanically flexible polymer substrates. It shows, in particular, how rubber-stamped circuit elements can be combined with organic semiconductors to form active matrix backplanes for large sheets of electronic paper. The performance of these systems is excellent: (i) the transistors have characteristics (e.g., on and off currents, etc.) that are comparable to, or better than, those of similar devices fabricated on rigid silicon supports by using conventional photolithographic methods, and (ii) the optical characteristics (e.g., switching time, contrast ratio, etc.) of the resulting displays are as good as those of low-resolution signs that use similar electronic inks and direct-drive dressing schemes.
The fabrication sequences and materials combinations we discovered enable good properties, but we believe improvements are possible. In addition to straightforward engineering refinements (e.g., better control over materials purity, deposition conditions, etc.), a clear understanding of the basic chemistry and physics behind certain features we observed in these systems will be beneficial. For example, uncovering the mechanisms responsible for the pronounced differences between the electrical characteristics of top and bottom contact devices will almost certainly reveal routes to improving the transistors. In particular, the nature of semiconductor crystallization near the edges of bottom contact electrodes and the kinetics and thermodynamics of wetting at the triple interface between the semiconductor, the electrodes, and the gate dielectric are both potentially important. Also, the dramatic reduction in off current that follows encapsulation with SiNx appears worthy of further study. These and other observations illustrate a valuable feature of a focused effort like the one described here: the ability to reveal important basic research directions in a manner that can complement conventional laboratory experimentation.
Finally, we note that our work was motivated not only by our
desire to identify essential scientific and engineering issues behind
printing and plastic electronics, but also by our interest in
establishing fabrication procedures and processing knowledge for
devices with realistic features. Although our prototype displays do not
have the number of pixels necessary for most consumer applications, many of the processing approaches can be extended to systems with more
pixels and/or higher resolution. We are not aware, for example, of
any fundamental obstacles that will prevent µCP and composite stamps
from being effective at patterning the source/drain and gate levels
on length scales of
1 µm with low-defect densities and
registration to
5 µm. This resolution should easily allow for
pixels with dimensions of
100 × 100 µm, the smallest size necessary for high-information-content electronic paper. Many of the
materials used here also appear suitable for these high-resolution systems, although there may be some processing advantage to using electroless metal films and solution-cast semiconductors in place of
vacuum-evaporated materials. Also, although our prototype displays have
operated for 6 months in open laboratory conditions, additional work
will be needed to ensure their long-term reliability in a range of
temperatures and environments. Developing approaches to address these
and other challenges will help to establish plastics as attractive
alternatives to inorganics for certain types of electronic systems.
| |
Acknowledgements |
|---|
We thank Y.-Y. Lin for assistance with transistor characterization and P. Wiltzius, P. Drzaic, E. Reichmanis, and E. Chandross for helpful discussions.
| |
Abbreviations |
|---|
PDMS, polydimethylsiloxane; ITO, indium tin oxide; µCP, microcontact printing; SAM, self assembled monolayer; Vg, gate voltage; Vsd, source/drain voltage.
| |
Footnotes |
|---|
* To whom reprint requests should be addressed. E-mail: jarogers{at}lucent.com.
This paper was submitted directly (Track II) to the PNAS office.
See commentary on page 4827.
| |
References |
|---|
|
|
|---|
| 1. | Ota, I. , Ohnishi, J. & Yoshiyama, M. (1973) Proc. IEEE 61, 832-836. |
| 2. | Comiskey, B. , Albert, J. D. , Yoshizawa, H. & Jacobson, J. (1998) Nature (London) 394, 253-255[CrossRef]. |
| 3. | Hebner, T. R. , Wu, C. C. , Marcy, D. , Lu, M. H. & Sturm, J. C. (1998) Appl. Phys. Lett. 72, 519-521[CrossRef]. |
| 4. | Chang, S. C. , Bharathan, J. , Yang, Y. , Helgeson, R. , Wudl, F. , Ramey, M. B. & Reynolds, J. R. (1998) Appl. Phys. Lett. 73, 2561-2563[CrossRef]. |
| 5. | Bao, Z. , Feng, Y. , Dodabalapur, A. , Raju, V. R. & Lovinger, A. J. (1997) Chem. Mater. 9, 1299-1301[CrossRef][ISI]. |
| 6. |
Garnier, F.
, Hajlaoui, R.
, Yasser, A.
& Srivastava, P.
(1994)
Science
265,
1684-1686 |
| 7. | Kumar, A. & Whitesides, G. M. (1993) Appl. Phys. Lett. 63, 2002-2004[CrossRef]. |
| 8. | Rogers, J. A. , Bao, Z. & Makhija, A. (1999) Adv. Mater. 11, 741-745[CrossRef]. |
| 9. | Kim, E. , Xia, Y. & Whitesides, G. M. (1995) Nature (London) 376, 581-584[CrossRef][ISI]. |
| 10. | Rogers, J. A. , Bao, Z. & Raju, V. R. (1998) Appl. Phys. Lett. 72, 2716-2718[CrossRef]. |
| 11. | Rogers, J. A. , Meier, M. & Dodabalapur, A. (1999) Appl. Phys. Lett. 74, 3257-3259[CrossRef]. |
| 12. | Rogers, J. A. , Jackman, R. J. , Wagener, J. L. , Vengsarkar, A. M. & Whitesides, G. M. (1997) Appl. Phys. Lett. 70, 7-9[CrossRef]. |
| 13. | Deng, T. , Goetting, L. B. , Hu, J. M. & Whitesides, G. M. (2000) Sens. Actuators A 86, 122-126[CrossRef]. |
| 14. | Jeon, N. L. , Clem, P. , Jung, D. Y. , Lin, W. , Girolami, G. S. , Payne, D. A. & Nuzzo, R. G. (1997) Adv. Mater. 9, 891-894. |
| 15. | Rogers, J. A. , Jackman, R. J. & Whitesides, G. M. (1997) J. Microelectromech. Syst. 6, 184-192[CrossRef][ISI]. |
| 16. | Rogers, J. A. , Jackman, R. J. , Whitesides, G. M. , Olson, D. L. & Sweedler, J. V. (1997) Appl. Phys. Lett. 70, 2464-2466[CrossRef]. |
| 17. | Rogers, J. A. , Jackman, R. J. & Whitesides, G. M. (1997) Adv. Mater. 9, 475-477[CrossRef]. |
| 18. | Rogers, J. A. , Bao, Z. , Dodabalapur, A. & Makhija, A. (2000) IEEE Elect. Dev. Lett. 21, 100-103[CrossRef]. |
| 19. | Tate, J. , Rogers, J. A. , Jones, C. D. W. , Li, W. , Bao, Z. , Murphy, D. W. , Slusher, R. E. , Dodabalapur, A. , Katz, H. E. & Lovinger, A. J. (2000) Langmuir 16, 6054-6060[CrossRef]. |
| 20. | Rogers, J. A. , Bao, Z. , Meier, M. , Dodabalapur, A. , Schueller, O. J. A. & Whitesides, G. M. (2000) Synth. Met. 115, 5-11[CrossRef]. |
| 21. | Dubois, L. H. & Nuzzo, R. G. (1992) Annu. Rev. Phys. Chem. 43, 437-463[ISI]. |
| 22. | Xia, Y. N. , Zhao, X. M. , Kim, E. & Whitesides, G. M. (1995) Chem. Mater. 7, 2332-2337. |
| 23. | Bao, Z. , Dodabalapur, A. & Lovinger, A. J. (1996) Appl. Phys. Lett. 69, 4108-4110[CrossRef]. |
| 24. | Gundlach, D. J. , Lin, Y. Y. & Jackson, T. N. (1997) IEEE Electron Device Lett. 18, 87-89[CrossRef]. |
| 25. | Horowitz, G. , Fishou, D. , Peng, X. & Garnier, F. (1991) Synth. Met. 41-43, 1127-1130. |
| 26. | Li, W. , Katz, H. E. , Lovinger, A. J. & Laquidanum, J. G. (1999) Chem. Mater. 11, 458-465. |
| 27. | Bao, Z. , Lovinger, A. J. & Dodabalapur, A. (1996) Appl. Phys. Lett. 69, 3066-3068[CrossRef]. |
| 28. | Bao, Z. , Lovinger, A. J. & Brown, J. (1998) J. Am. Chem. Soc. 120, 207-208[CrossRef]. |
| 29. | Rogers, J. A. , Paul, K. E. & Whitesides, G. M. (1998) J. Vac. Sci. Technol. B 16, 88-97[CrossRef]. |
Related Commentary in PNAS:
This article has been cited by other articles in HighWire Press-hosted journals:
![]() |
T. Sekitani, Y. Noguchi, U. Zschieschang, H. Klauk, and T. Someya From the Cover: Organic transistors manufactured using inkjet technology with subfemtoliter accuracy PNAS, April 1, 2008; 105(13): 4976 - 4980. [Abstract] [Full Text] [PDF] |
||||
![]() |
D.-Y. Khang, H. Jiang, Y. Huang, and J. A. Rogers A Stretchable Form of Single-Crystal Silicon for High-Performance Electronics on Rubber Substrates Science, January 13, 2006; 311(5758): 208 - 212. [Abstract] [Full Text] [PDF] |
||||
![]() |
T. Someya, Y. Kato, T. Sekitani, S. Iba, Y. Noguchi, Y. Murase, H. Kawaguchi, and T. Sakurai From the Cover: Conformable, flexible, large-area networks of pressure and thermal sensors with organic transistor active matrixes PNAS, August 30, 2005; 102(35): 12321 - 12325. [Abstract] [Full Text] [PDF] |
||||
![]() |
T. Someya, T. Sekitani, S. Iba, Y. Kato, H. Kawaguchi, and T. Sakurai A large-area, flexible pressure sensor matrix with organic field-effect transistors for artificial skin applications PNAS, July 6, 2004; 101(27): 9966 - 9970. [Abstract] [Full Text] [PDF] |
||||
![]() |
Y.-Y. Luk and N. L. Abbott Surface-Driven Switching of Liquid Crystals Using Redox-Active Groups on Electrodes Science, August 1, 2003; 301(5633): 623 - 626. [Abstract] [Full Text] [PDF] |
||||
![]() |
Y.-L. Loo, T. Someya, K. W. Baldwin, Z. Bao, P. Ho, A. Dodabalapur, H. E. Katz, and J. A. Rogers Soft, conformable electrical contacts for organic semiconductors: High-resolution plastic circuits by lamination PNAS, August 6, 2002; 99(16): 10252 - 10256. [Abstract] [Full Text] [PDF] |
||||
![]() |
G. M. Whitesides and M. Boncheva Supramolecular Chemistry And Self-assembly Special Feature: Beyond molecules: Self-assembly of mesoscopic and macroscopic components PNAS, April 16, 2002; 99(8): 4769 - 4774. [Abstract] [Full Text] [PDF] |
||||
![]() |
R. G. Nuzzo The future of electronics manufacturing is revealed in the fine print PNAS, April 24, 2001; 98(9): 4827 - 4829. [Full Text] [PDF] |
||||
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||